歡迎您，浏覽新港海岸（北(běi)京）科(kē)技有(yǒu)限公司官方網站！
服務熱線：+86-10-53821869 / +86-755-23480857
NCS23395E
- 輸入類型 : XTAL, Single-Ended,Differential-Ended inputs
- 輸入端口數 : 4
- 輸出端口數 : 12
- 輸出類型 : LVDS, LVPECL, LVCMOS,HCSL
- 器件類型 : Jitter Attenuator+Clock Synthesizer
- Core Supply Voltage(V) :
- Output Supply Voltage(V) :
- Output frequency（Min）（MHz） :
- Output frequency（Max）（MHz） :
- Additive Jitter(fs) :
- Temperature Range :
- Package :
輸入端口數: 4
輸出端口數: 12
輸出類型: LVDS, LVPECL, LVCMOS,HCSL
器件類型: Jitter Attenuator+Clock Synthesizer
所屬分類
PLL
NCS23395E
産品描述
産品描述
NCS23395E jitter attenuators / clock multiplier combines APLL and DPLL to deliver ultra-low jitter (87fs) for high performance applications like 112G SerDes. All PLL components are fully-integrated on-chip, eliminating the risk of noise coupling associated with discrete solutions. It features 4 differential or single-ended clock inputs and 12 differential or 24 single-ended clock outputs. Each output can be configured as LVDS, LVPECL or two single-ended LVCMOS. In addition, each output clock phase can be adjusted dynamically.
NCS23395E supports free-run, synchronous and holdover modes as well as enhanced automatic or manual hitless switching between input clocks. It is programmable by I2C or SPI serial interface. NCS23395E is capable of generating any combination of output frequency from any input frequency as specified in the datasheet.
産品參數
•Generate any combination of output frequencies from any input frequency
•External XTAL or XO reference frequency from 10MHz to 285MHz
•Ultra-low phase jitter of 87 fs RMS 12kHz-20MHz
•Supports free-run, synchronous (Lock input) and holdover modes as well as enhanced hitless switching
•Supports 12 outputs
•Supports 4 differential or single-ended clock inputs
•Status monitoring (LOS, OOF, LOL)
•Serial Interface: I2C or SPI
•Input frequency range
Differential: 8 kHz to 1 GHz
LVCMOS: 8 kHz to 250 MHz
•Output frequency range
Differential: 8 kHz to 1 GHz
LVCMOS: 8 kHz to 250 MHz
•Highly configurable outputs format compatible with LVDS, LVPECL, LVCMOS, CML and HCSL with programmable signal amplitude and output common voltage
•Independent output clock supply pins: 3.3V, 2.5V, or 1.8V
•Package: QFN 64pin (9mm x 9mm)
上一(yī)個
無
下一(yī)個
NCS233C5
相關産品
産品咨詢
客戶留言
描述：
北(běi)京總公司
北(běi)京市(shì)朝陽區望京綠(lǜ)地(dì)中心A座A區9層
深圳子(zǐ)公司
↵廣東省深圳市(shì)福田區深南大道(dào)6019号金潤大廈8層
西安分公司
西安市(shì)高(gāo)新區錦業一(yī)路52号寶德雲谷國(guó)際B座2003
合肥子(zǐ)公司
↵合肥市(shì)高(gāo)新區創新大道(dào)2800号創新産業園2期F棟705
電話：+86-551-63657380